

# 2012

## ANNUAL INTERNATIONAL COURSES IN TELECOMMUNICATIONS SEMICONDUCTOR TECHNOLOGY NANOTECHNOLOGY

### **Signal Integrity: Advanced High-Speed Design and Characterization**

**Dr. István Novák**  
Oracle, MA, USA

**CEI-Europe**  **Advanced  
Technology Education**

CONTINUING EDUCATION INSTITUTE - EUROPE


[www.cei.se](http://www.cei.se)

CEI-Europe • Linköping • Sweden • Ph +46 13 100 730 • Fax +46 13 100 731 • [cei@cei.se](mailto:cei@cei.se) • [www.cei.se](http://www.cei.se)

A few representative slides from:

# Signal Integrity: Advanced High-Speed Design and Characterization

CEI course #55



**István Novák, Ph.D.**

Oracle  
Boston, MA, USA

<http://www.electrical-integrity.com>

---

© CEI-Europe  Advanced  
Technology Education

## Table of Contents

Section title	Slides/page
Introduction to signal integrity	1 - 1...1 - 24
Reflections, matching, terminations	2 - 1...2 - 20
Time and frequency domain solutions, linear networks	3 - 1...3 - 22
Printed circuit board construction, stackup	4 - 1...4 - 22
Crosstalk, resonance crosstalk	5 - 1...5 - 20
Crosstalk reduction	6 - 1...6 - 20
Differential and multilayer interconnects	7 - 1...7 - 26
Parameters of loaded interconnects	8 - 1...8 - 22
R-L-C parasitics, discontinuities	9 - 1...9 - 22
Losses and dispersion in interconnects	10 - 1...10 - 20
Vias, plated through holes	11 - 1...11 - 22
Grounding, EMI, shielding	12 - 1...12 - 24
Clock sources, clock drivers, skew, jitter	13 - 1...13 - 26
Signal distribution in high-speed systems	14 - 1...14 - 26
PCB layout, routing, channel design	15 - 1...15 - 24
Fourier transform for high-speed LTI link analysis	16 - 1...16 - 22
Power-integrity and signal integrity interaction	17 - 1...17 - 20
SI simulations	18 - 1...18 - 26
SI measurements	19 - 1...19 - 30
Appendix A: Summary of rules and key points	A - 1...A - 16
Appendix B: Glossary, list of abbreviations and acronyms	B - 1 ... B - 4

Illustration files are distributed separately

## When Signal and Power Integrity Fails

NOAA satellite imagery one day before and the night of the 2003 North American blackout.



Source: [http://en.wikipedia.org/wiki/2003\\_North\\_America\\_blackout](http://en.wikipedia.org/wiki/2003_North_America_blackout)  
<http://en.wikipedia.org/wiki/NOAA>

Signal Integrity Seminar


Overview 1

CEI-Europe  
2011



istvan.novak@ieec.org  
www.electrical-integrity.com

## Harmonic Composition



Signal Integrity Seminar


Overview 2

CEI-Europe  
2011



istvan.novak@ieec.org  
www.electrical-integrity.com

## Distortions in Digital Interconnection



Signal Integrity Seminar


Overview 3

CEI-Europe  
2011



istvan.novak@iecc.org  
www.electrical-integrity.com

## Transmission Line Performance RC and LC Delay Regions



H. Johnson, M. Graham: High Speed Signal Propagation, Prentice Hall, NJ, 2003, p.148-184

Signal Integrity Seminar

Overview 4


CEI-Europe  
2011



istvan.novak@iecc.org  
www.electrical-integrity.com

## Transmission Line Performance Skin and Dielectric Loss Regions

Conductive, dielectric and total loss [dB]



- \* 50-ohm matched trace
- \* FR4 ( $\tan\delta = 0.02$ )
- \*  $w = 0.2$  mm (8 mils)
- \* length = 43cm (17")

H. Johnson, M. Graham: High Speed Signal Propagation, Prentice Hall, NJ, 2003, p.121

Signal Integrity Seminar

Overview 5

CEI-Europe  
2011




istvan.novak@iecc.org  
www.electrical-integrity.com

## Transmission Lines: Scaling Rules

For a given material, assuming thin conductor:

- \*  $t_{pd}$  depends on length and propagation medium ( $\epsilon_{eff}$ ), but not on cross section
- \*  $Z_0$  depends only on proportions ( $w/h$ ,  $b/a$ )



Signal Integrity Seminar

Overview 6

CEI-Europe  
2011



istvan.novak@iecc.org  
www.electrical-integrity.com

## When to Worry About Reflections

### Allowable mismatch

Consider terminations whenever in a high-speed system the passive propagation delay is a non-negligible fraction of rise/fall times

Safe limit rule to ignore terminations:



$$2t_{pd} < 0.1t_r$$

Tight matching makes sense only on medium-speed point-to-point interconnects





## Impedance Accuracy

- \* Surface microstrip (+/-15% typical)
  - Dielectric heights ( $h_1, h_2$ )
  - Trace cross section dimensions ( $w, t$ )
  - Dielectric constants ( $\epsilon_{r1}, \epsilon_{r2}$ )
  - Plating
  - Cover layer
  - SSN/Xtk
  - Proximity effects (voids, nearby objects)
- \* Stripline (+/-10% typical)
  - Dielectric heights ( $h_1, h_2$ )
  - Trace cross section dimensions ( $w, t$ )
  - Dielectric constants ( $\epsilon_{r1}, \epsilon_{r2}$ )
  - SSN/Xtk
  - Proximity effects (voids, nearby objects)



## S Parameters Physical Meaning



$$S_{11} = \left. \frac{b_1}{a_1} \right|_{a_2=0} \quad S_{22} = \left. \frac{b_2}{a_2} \right|_{a_1=0} \quad S_{21} = \left. \frac{b_2}{a_1} \right|_{a_2=0} \quad S_{12} = \left. \frac{b_1}{a_2} \right|_{a_1=0}$$

- \* Matched termination is assumed on all ports
- \* Matching is with an arbitrary reference impedance
- \* Main diagonal elements ( $S_{ii}$ ): reflections
- \* Off-diagonal elements ( $S_{ij}$ ): wave transmissions

$$\mathbf{S} = \begin{bmatrix} S_{11} & S_{12} \\ S_{21} & S_{22} \end{bmatrix}$$



## Reflection Loss Insertion Loss

Reflection Loss:  
(Return Loss)  $RL = -20 \log |\Gamma| \text{ dB}$


$$\text{Insertion Loss} = \frac{\text{Power delivered to the load without the two port}}{\text{Power delivered to the load with the two port}}$$

$$IL = \frac{|(1 - S_{11}\Gamma_s)(1 - S_{22}\Gamma_L) - S_{12}S_{21}\Gamma_s\Gamma_L|^2}{|S_{21}|^2(1 - |\Gamma_s\Gamma_L|^2)} = \frac{1}{|S_{21}|^2} \text{ if no reflection}$$






## Impulse, Step and Pulse Responses



## Regular Rigid Board Process

- \* Lowest cost:
  - Foil construction
  - Symmetrical stackup
  - Through-holes only
- \* Pattern inner layer cores
- \* Press
- \* Drill
- \* Etch outer layers
- \* Plate
- \* Finish




## Process Impact on SI


For trace width and plane thickness:

- \* Most accurate are unplated inner layers
- \* Plated inner layers are less accurate
- \* Least accurate are plated outer layers due to solder mask and plating

35/35  $\mu\text{m}$  trace from Cicorel



Source: <http://www.aerospace-technology.com>



Signal Integrity Seminar

Overview


13

CEI-Europe  
2011



istvan.novak@iecc.org  
[www.electrical-integrity.com](http://www.electrical-integrity.com)

## Via Dimensions



*Typical geometry:*

L: up to several mm

$D_{\min} = 0.25 \text{ mm}$

$P = D_{\min} + 0.25 \text{ mm}$

$A = D_{\min} + 0.5 \text{ mm}$

$L/D < 10$

Plated through  
hole length = L

Drill size = D

Pad size = P

Antipad size = A

Signal Integrity Seminar

Overview


14

CEI-Europe  
2011




istvan.novak@iecc.org  
[www.electrical-integrity.com](http://www.electrical-integrity.com)

## Crosstalk in Matched Microstrip





Surface microstrip  
 $w/h = 1$ ,  $s/h = 2$   
 $l = 25.4$  cm (10 inch)  
 $\epsilon_r = 4.7$   
 $Z_0 = R_t = 65.7$  ohms  
 $U_g = 1$  V

Simulated output:  
 $C = 2.3$  pF,  $C_M = 88$  fF,  
 $L = 10$  nH,  $L_M = 1$  nH  
 $K_b = 71$  m





## Non-homogeneity in Stripline





# Resonance Crosstalk

Any (unrelated) resonating structure can increase coupling between aggressor and victim



# Decay of Crosstalk with Distance



- \* In stripline,  $K_b$  drops with the fourth power of distance
- \* In microstrip,  $K_b$  drops with the second power of distance




## Shield Conductor, Design Rules

Signal rise time $t_r$	1nsec	3nsec
Signal bandwidth BW	286 MHz	86 MHz
Lowest resonance $f_{res}$	340 MHz	340 MHz
Ringing	too high	acceptable

$$f_{res} = \frac{c}{2l\sqrt{\epsilon_r}}$$

$$BW = \frac{0.35}{t_r}$$




Approximate rule:

$$2t_{pd} < t_r$$




## Multiple Loads Along Interconnect



- \* 10 segments of transmission lines, 11 load capacitors
- \* For all segments:  $Z_0 = 50$  ohms,  $t_{pd} = 0.18$  nsec (2.5 cm ~ 1")
- \*  $V_s$ : piece-wise linear 0.5 to 3.5 V step,  $R_s \sim 0$ .



## The Loaded Line is a Filter!



Signal Integrity Seminar



Overview 21

CEI-Europe  
2011



istvan.novak@iecc.org  
www.electrical-integrity.com

## Plane Perforation Loading



Plane perforations  
change trace  
impedance

Periodical  
perforations filter  
signals

Simulated with Simbeor

Attenuation in PCB Traces Due to  
Periodical Discontinuities,  
DesignCon 2006, February 6-9,  
2006, Santa Clara, CA

Signal Integrity Seminar



Overview 22

CEI-Europe  
2011



istvan.novak@iecc.org  
www.electrical-integrity.com



# Optimizing DC Blocking Capacitors



- \* 8-mil trace
- \* FR4 dielectric
- \* 0402 capacitor
- \* 20x60mil optional cutout on plane

Simulated with Simbeor


# 90 Degree Bends



- \* 6-mil trace
- \* FR4 dielectric
- \* No chamfer

Simulated with Simbeor

## Inductance vs. Resistance Skin and Proximity Effects




J.C. Rautio, V. Demir, "Microstrip Conductor Loss Models for Electromagnetic Analysis,"  
IEEE Tr. MTT, March 2003, p.915



## Surface Roughness

Insertion loss of various copper foils  
50 ohm microstrip TL on 0.004" LCP laminate



Allen Horn, et al., "Effect of conductor profile on the insertion loss, phase constant, and dispersion in thin high frequency transmission lines," DesignCon 2010.





## Dielectric Loss vs. Capacitance

**Real and imaginary part of complex dielectric constant**

Frequency [Hz]

Frequency [Hz]

$$\epsilon_r(f) = \epsilon_r' - j\epsilon_r''$$

$$\frac{\epsilon_r''}{\epsilon_r'} = \tan(\delta)$$

A. Djordjevic, et al., "Wideband Frequency-Domain Characterization of FR-4 and Time-Domain Causality," IEEE. Tr. EMC, Nov. 2001, p.662  
 A. Deutsch, et al., "Frequency-Dependent Losses on High-Performance Interconnections," IEEE. Tr. EMC, Nov. 2001, p.446

Signal Integrity Seminar
Overview 27

CEI-Europe  
2011

## Via Exit Direction Matters


8-layer board, FR4 dielectric, 1ou copper layers, 10-mil drill, 20-mil pad, 30-mil antipad

Bruce Archambeault, et al, "Full Wave Simulation and Validation of a Simple Via Structure," Proceedings of DesignCon 2006, February 6-9, 2006, Santa Clara, CA

Signal Integrity Seminar
Overview 28

CEI-Europe  
2011

## Via Exit Direction Matters



Signal Integrity Seminar

Overview 29


CEI-Europe  
2011




istvan.novak@iecc.org  
www.electrical-integrity.com

## Clock Sources, Selective Timing

- \* Timing is provided by a selective two pole: quartz crystal or SAW filter or MEMS
- \* Frequency range up to several hundred MHz
- \* Narrow tuning range (0.01%)
- \* Complex circuitry
- \* Low noise (phase jitter)
- \* High accuracy and stability
- \* Less sensitive to stray components and supply noise



source: <http://www.maxim-ic.com>



Hysteretic comparator

Signal Integrity Seminar


Overview 30

CEI-Europe  
2011




istvan.novak@iecc.org  
www.electrical-integrity.com

## Decomposition of Jitter



## Random and Total Jitter



x	P(x)
3σ	1.3E-3
4σ	3.2E-5
5σ	2.9E-7
6σ	9.9E-9
7σ	1.3E-12


$$p(x) = \frac{1}{\sigma\sqrt{2\pi}} e^{-\frac{(x-x_0)^2}{2\sigma^2}}$$

Total jitter (if it contains RJ)  
must define bit count




# Transmit 6dB Pre-emphasis

FIR filter coefficients



Co = 0.8  
C1 = -0.25  
C2 = -0.05



Illustrative PRBS pattern with FIR filtering



# Receive Equalization, CTLE



A <sub>0</sub>	Q
1	0.25
F1	F2
5.0E+08	3.0E+09

Without CTLE



+ - 200mV  
-120ps, +150ps


With CTLE



+ - 550mV  
+ - 175ps



# End-to-End Simulation



LeCroy  
SI Studio

Signal Integrity Seminar

Overview

35



CEI-Europe  
2011



istvan.novak@ieec.org  
www.electrical-integrity.com

## S Parameters vs. Normalization impedance

Same 50-ohm trace with 60-ohm normalization



50-ohm trace with 50-ohm normalization

Signal Integrity Seminar

Overview


36

CEI-Europe  
2011




istvan.novak@ieec.org  
www.electrical-integrity.com

# Generalized S Parameters




# SPICE Parameter Settings




## Reciprocity and Symmetry: Not the Same

Illustration of reciprocity and symmetry




Rsrc	Rload
30	60
Zo	tpd
50	1.00E-09
C_left	C_right
1.00E-10	1.00E-25
R_left	R_right
1.00E+09	1.00E+09
L_left	L_right
5.00E+00	5.0E-09
Fsteps	Zref
50	50
Fmin	Fmax
1.00E+06	1.00E+08

Forward and reverse voltage transfer function [dB]



S parameters magnitude [dB]



## How to Select Oscilloscopes

Sufficient bandwidth is an absolute must, but alone is not enough.

Look also at:


- \* frequency response curve (group delay)
- \* sensitivity, noise and jitter floor
- \* trigger bandwidth and sensitivity
- \* trigger capability (pulse width, pattern)
- \* memory depth
- \* refresh rate
- \* built-in post-processing
- \* probe features

Dan Strassberg, "Scopes: More than Meets the Eye," EDN, February 2006




## Measuring Phase Noise vs. Jitter

Random phase noise



Random and periodical phase noise



Phase noise analyzer measures power density.  
Periodical jitter in the time domain can not be resolved.

Courtesy, Agilent Technologies, Inc.  
Agilent: Using Clock Jitter Analysis to Reduce BER in Serial Data Applications

Signal Integrity Seminar Overview 41


CEI-Europe  
2011




istvan.novak@iecc.org  
www.electrical-integrity.com

## VNA SOLT Calibration

- \* OPEN
- \* SHORT
- \* LOAD
- \* THROUGH



### Two-Sided BGA Probing



Courtesy, GigaTest Labs

- \* Calibrates to the tip of the wafer probes
- \* Requires custom calibration substrate

Signal Integrity Seminar Overview 42

CEI-Europe  
2011



istvan.novak@iecc.org  
www.electrical-integrity.com