Course Calendar - CEI-Europe
Course #56

Power Integrity: Advanced Design and Characterization

November 13 - 17, 2017 . Barcelona, Spain

We recommend you to submit your preliminary or firm registration at least 4 weeks before course start to ensure a seat on the course.

Have you attended this course? Click the button below to update your LinkedIn profile.

LinkedIn Add to Profile button

 

TECHNOLOGY FOCUS
Power Distribution Network (PDN) design is becoming one of the biggest design challenges today for systems with increasing speed, power dissipation and density. A multitude of supply voltages and signalling levels come with reduced timing and noise margins. The allowed noise on signals and on supply rails decreases and the increasing density and bandwidth of interconnects link the previously independent power-integrity, signal-integrity and Electro-Magnetic Compatibility (EMC) design domains. Eventually, the power distribution design and characterization becomes a corner stone and enabler for good signal integrity and electromagnetic compatibility. Series filtering for sensitive clock sources, PLLs and SerDes rails require new considerations in component selection.

COURSE CONTENT
This five-day course is devoted entirely to power distribution design, simulation and measurement with the necessary brief overview of signal-integrity and electromagnetic compatibility principles. Detailed signal-integrity design and validation is covered in the companion course #55 Signal Integrity: Advanced High-Speed Design and Characterization. The course is based on a large number of hardware (HW) and software (SW) illustrations, shown live during the class. The teaching methodology is based on showing and explaining good and bad design choices, pointing out potential mistakes, discussing pros and cons of options and focusing on manufacturability and robust performance without costly over-design. The course is taught with minimal mathematics, focusing on the physical phenomena and a few easy-to-remember basic rules. 

The course explains the underlying physical rules for successful power distribution designs and shows how the same principles, which can be used to obtain worst-case eye-diagrams in signalling, can also be used to efficiently calculate the worst-case transient noise on power-distribution networks. The course explains the importance of DC drop analysis on power planes, the importance of taking the DC and AC bias characteristics of bypass capacitors and ferrites/inductors.

In the design process, emphasis is put on the proper impedance profile of the bypass network and how to use the impedance profile to estimate and evaluate the worst-case transient noise of various design methodologies. The class answers (among others) such important questions as what stackup and layout details matter for power distribution, how many and what value of bypass capacitors we need, and where to place bypass capacitors for effective noise suppression.

In characterization, equal time is devoted to simulations and measurements. In simulations, different modelling techniques and tools are shown for simulating components, power planes and vias. In measurements, the possible time-domain and frequency-domain instruments are reviewed and the proper set-ups, connections and calibrations are discussed. 

Participants will receive several of the tools and simulation files shown in the class.

Monday
Interaction of Power Integrity, Signal Integrity and Electromagnetic Compatibility

  • Waveforms and Spectra of High-speed Signals and Power Noise
  • Interaction of Power Integrity, Signal Integrity and Electromagnetic Compatibility
  • Grounding and Shielding Rules, PCB Construction Rules, Laminate Choices
  • Unified PDN and SI design: Linear Network Analysis, Sources of PDN Noise
  • Impulse and Step Responses, Calculating Worst-case Transient Noise

Exercises and illustrations: Signal Spectra, Capacitor Droop and Inductor Current in DC-DC Converters

Tuesday
Power Distribution Components

  • Characteristics and Parasitics of Various Bypass Capacitor and Inductor Types
  • Single Node PDN Design, Impedance Matching
  • DC-DC Converter Properties, Transient Response, Output Impedance, Loop Stability
  • Selection and Placement of DC-DC Converters
  • Designing Filters for Low-current Circuits (SerDes, PLL, Vref)

Exercises and illustrations: Estimating DC-DC Converter Stability, Component Resonances

Wednesday
Power Distribution Design Methodologies

  • DC Drop on Planes and Traces, Choosing the Proper Geometry for DC Power Distribution
  • Determining Copper Weight and Trace Width for Supply Feeds
  • High-frequency Bypassing with Power-ground Laminates, Stackup Selection, Thin and Ultra-thin Laminates
  • Split Planes and Signal Routing over Splits
  • The Procedure of PDN Design, Determining Target Impedance, Point-of-Load PDN Designs from Silicon to DC-DC Converter

Exercises and illustrations: Adding Resistive Voltage Drops, How to Reduce PDN Resonances, PCB Stackup Analysis for PDN

Thursday
Component Selection and Placement through Simulations, Multi-Node Design

  • Synthesizing PDN Impedance: Multi-pole, Big-V, DMB Approaches, Stress Distribution, Portability, Sensitivity and Cost Comparison
  • High-frequency PDN Design, Service Radius of Bypass Capacitors vs. Matched Planes, How to Handle Multiple Supply Rails in the PDN Design
  • How to Identify and Eliminate Capacitor-capacitor and Capacitor-plane Antiresonances, The Role and Impact of Package on PDN Performance
  • Lumped Spreadsheet and SPICE PDN Simulations

Exercises and illustrations: Simulation of Bypass Capacitor Service Area, Output Impedance and Gain-Phase Plots of DC-DC Converters

Friday
Validation of Power Distribution Networks through Measurements

  • Frequency-domain Impedance Measurement Set-ups for Milliohm Values: Two-port Shunt-Through Connections
  • Where to Measure PDN Noise?
  • Why we Should not Measure Noise Across Bypass Capacitors
  • Considerations for Sub-system and Full-system PDN Measurements
  • Time-domain Measurement Challenges: Uncorrelated External Noise, Dynamic-range Limitations
  • How to Select Instruments for PDN Testing

Examples and illustrations: How to Measure Reliably Very Low Impedance Values


See also the companion course #55 " Signal Integrity: Advanced High-Speed Design and Characterization"

Book Information
A copy of the book "Power Distribution Design Methodologies" written by Dr. Novák is handed out to all participants of course #56.


In addition, Dr. Novák has written a book together with a colleague and would like to mention it as "recommended reading", however, it is not compulsory for the course.
Publisher: Artech House 
Title: Frequency-Domain Characterization of Power Distribution Networks
Authors:  Istvan Novak and Jason R. Miller
ISBN 978-1-59693-200-5
Copyright 2007, 360 pages

Students may order the books over the Artech House website, http://www.artechhouse.com and receive a 15% discount by entering the promotion code "CEI" in the online order form.




citatteckenSaid about the course from previous participants:
" I got a well selected overview with a deepness of each topic and I could understand the principle of the discussed matter."
" Lucid presentation, excellent content."
" Introduction to the new technologies smoothly, step by step, linking old technologies with new ones."
"Future directions in broadband networks."
" Relaxed atmosphere, teacher really has the expertise on the issue."






 
Length: 5 days
Regular Course Fee: 3250 euro
Early Course Fee: 2925 euro
CEI-Europe's Newsletter

CEI-Europe AB, Teknikringen 1F, SE-583 30 Linköping, Sweden Phone +46-13-100 730 Fax +46-13-100 731 cei@cei.se